Skip to main content

Envisioning is an emerging technology research institute and advisory.

LinkedInInstagramGitHub

2011 — 2026

research
  • Observatory
  • Newsletter
  • Methodology
  • Origins
  • Vocab
services
  • Signals Session
  • Bespoke Projects
  • Build Sessions
  • Use Cases
  • Readinessfree
  • Signals
  • Free scan↗free
impact
  • ANBIMAFuture of Brazilian Capital Markets
  • IEEECharting the Energy Transition
  • Horizon 2045Future of Human and Planetary Security
  • WKOTechnology Scanning for Austria
solutions
  • Innovation
  • Strategy
  • Consultants
  • Foresight
  • Associations
  • Governments
resources
  • Partners
  • Coding for Non-Coders
  • How We Work
  • Data Visualization
  • Multi-Model Method
  • FAQ
  • Security & Privacy
about
  • Manifesto
  • Community
  • Events
  • Support
  • Contact
ResearchServicesSignalsAbout
ResearchServicesSignalsAbout
  1. Home
  2. Vocab
  3. NVLS

NVLS

NVIDIA low-latency communication primitives for all-reduce and reduce-scatter on Blackwell architecture.

Year: 2025Generality: 450Added: May 12, 2026
Back to Vocab

NVLS (NVIDIA Low-latency Semantic) refers to a set of low-latency communication primitives for all-reduce and reduce-scatter operations implemented by NVIDIA on the Blackwell GPU architecture. In distributed transformer training and inference, the attention mechanism and mixture-of-experts routing require aggregating (all-reduce) or distributing (reduce-scatter) tensors across multiple GPUs or across multiple streaming multiprocessors (SMs) within a single GPU. These collective communication operations are a significant source of latency and bandwidth overhead, particularly in tensor parallelism and sequence parallelism strategies.

NVLS implements these communication operations with very low latency by leveraging Blackwell's hardware support for collective operations and by minimizing the synchronization points required. The implementation achieves deterministic results across different parallelism strategies, which is essential for the bitwise trainer-sampler alignment described above. A standard all-reduce implementation might use different reduction trees or synchronization patterns depending on the tensor parallelism configuration, leading to different numerical results; NVLS guarantees identical outputs regardless of the underlying parallelism topology.

The practical impact of NVLS is most visible in MoE architectures, where expert routing requires frequent all-to-all communication across GPUs. A model with 12B active parameters out of 276B total (the TML-Interaction-Small architecture) routes tokens to different experts on every forward pass, meaning that the inter-GPU communication bandwidth and latency directly impact the achievable throughput. NVLS reduces this overhead to the point where real-time interaction at 200ms micro-turn granularity becomes feasible with the available compute.

NVLS is specific to NVIDIA Blackwell architecture and represents one of the hardware-software co-design choices that makes high-performance interaction model inference possible. The primitives are exposed through NVIDIA's communication libraries and are used in the custom kernels implemented for the interaction model system, particularly for the attention and MoE layers.

Research this in Signals

Scan NVLS for yourself.

Signals turns a topic into a sourced research record you can inspect and rerun. Your first scan is free, and this one starts with NVLS already loaded, so edit it or scan as is.